View PCA9561PW_3187916.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

philips semiconductors pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch product data sheet supersedes data of 2003 jun 27 2004 may 17 integrated circuits
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2 2004 may 17 features ? selection of non-volatile register_n as source to mux_out pins via i 2 c-bus ? i 2 c-bus can override mux_select pin in selecting output source ? 6-bit 5-to-1 multiplexer dip switch ? 4 internal non-volatile registers ? internal non-volatile registers programmable and readable via i 2 c-bus ? 6 open drain multiplexed outputs ? 400 khz maximum clock frequency ? operating supply voltage 3.0 v to 3.6 v ? 5 v and 2.5 v tolerant inputs/outputs ? useful for speed step ? configuration of laptop ? 2 address pins, allowing up to 4 devices on the i 2 c-bus ? mux_in values readable via i 2 c-bus ? esd protection exceeds 200 v hbm per jesd22-a114, 200 v mm per jesd22-a115, and 1000 v cdm per jesd22-c101 ? latch-up testing is done to jesdec standard jesd78 which exceeds 100 ma. description the pca9561 is a 20-pin cmos device consisting of four 6-bit non-volatile eeprom registers, 6 hardware pin inputs and a 6-bit multiplexed output. it is used for dip switch-free or jumper-less system configuration and supports mobile and desktop vid configuration, where 5 preset values (4 sets of internal non-volatile registers and 1 set of external hardware pins) set processor voltage for operation in various performance or battery conservation sleep modes. the pca9561 is also useful in server and telecom/networking applications when used to replace dip switches or jumpers, since the settings can be easily changed via i 2 c/smbus without having to power down the equipment to open the cabinet. the non-volatile memory retains the most current setting selected before the power is turned off. the pca9561 typically resides between the cpu and voltage regulator module (vrm) when used for cpu vid (voltage identification code) configuration. it is used to bypass the cpu-defined vid values and provide a different set of vid values to the vrm, if an increase in the cpu voltage is desired. an increase in cpu voltage combined with an increase in cpu frequency leads to a performance boost of up to 7.5%. lower cpu voltage reduces power consumption. the main advantage of the pca9561 over older devices, such as the pca9559 or pca9560, is that it contains four internal non-volatile eeprom registers instead of just one or two, allowing five independent settings which allows a more accurate cpu voltage tuning depending on specific applications. the pca9561 has 2 address pins, allowing up to 4 devices to be placed on the same i 2 c-bus or smbus. pin configuration sw00823 1 2 3 4 5 6 7 8 9 11 12 13 14 15 16 17 18 19 20 scl sda a0 mux_in_a mux_in_b mux_in_c mux_in_d mux_in_e mux_in_f gnd v dd wp a1 mux_out_a mux_out_b mux_out_c mux_out_d mux_out_f mux_out_e mux_select 10 pin description pin symbol function 1 i 2 c scl serial i 2 c-bus clock 2 i 2 c sda serial bi-directional i 2 c-bus data 3 a0 a0 address 49 mux_in_af external inputs to multiplexer 10 gnd ground 11 mux_select selects mux_in inputs or register contents for mux_out outputs 1217 mux_out_fa open drain multiplexed outputs 18 a1 a1 address 19 wp non-volatile register write-protect 20 v dd power supply: +3.0 to +3.6 v ordering information packages temperature range order code topside mark drawing number 20-pin plastic so 40 to +85 c pca9561d pca9561d sot163-1 20-pin plastic tssop 40 to +85 c PCA9561PW pca9561 sot360-1 standard packing quantities and other packaging data is available at www.philipslogic.com/packaging. ? speed step is a registered trademark of intel corp.
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 3 block diagram mux_out_a mux_out_b mux_out_c mux_out_d mux_out_e i c logic 2 mux_in_a mux_in_b mux_in_c mux_in_d mux_in_e non-volatile register 0 6-bit eeprom select logic write protect mux_select 6 4 6 6 8 a0 a1 sda scl sw00842 non-volatile register 1 6-bit eeprom non-volatile register 2 6-bit eeprom non-volatile register 3 6-bit eeprom mux_in_f 6 6 6 mux_out_f 2 pca9561 v dd gnd input filter power-on reset 6-bit demultiplexer 4 to 1 6-bit demultiplexer 2 to 1
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 4 device address following a start condition the bus master must output the address of the slave it is accessing. the address of the pca9561 is shown in figure 1. to conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled high or low. the last bit of the slave address byte defines the operation to be performed. when set to logic 1 a read is selected while a logic 0 selects a write operation. 0 0 1 a1 a0 r/w 11 sw00955 msb lsb fixed programmable figure 1. slave address control register following the successful acknowledgement of the slave address, the bus master will send a byte to the pca9561, which will be stored in the control register. this register can be written and read via the i 2 c-bus. sw00954 d7 d6 d5 d4 d3 d2 d1 d0 figure 2. control register control register definition following the address and acknowledge bit with logic 0 in the read/write bit, the first byte written is the command byte. if th e command byte is reserved and therefore not valid, it will not be acknowledged. only valid command bytes will be acknowledged. table 1. register addresses d7 d6 d5 d4 d3 d2 d1 d0 register name type register function 0 0 0 0 0 0 0 0 eeprom 0 read/write eeprom byte 0 register 0 0 0 0 0 0 0 1 eeprom 1 read/write eeprom byte 1 register 0 0 0 0 0 0 1 0 eeprom 2 read/write eeprom byte 2 register 0 0 0 0 0 0 1 1 eeprom 3 read/write eeprom byte 3 register 1 1 1 1 1 1 1 1 mux_in read mux_in values register table 2. commands d7 d6 d5 d4 d3 d2 d1 d0 command 1 1 1 1 1 0 0 0 mux_out from eeprom byte 0 1 1 1 1 1 1 0 0 mux_out from eeprom byte 1 1 1 1 1 1 0 x 1 mux_out from eeprom byte 2 1 1 1 1 1 1 x 1 mux_out from eeprom byte 3 1 1 1 1 1 x 1 0 mux_out from mux_in 1 1 1 1 1 x x 1 mux_out from mux_select 2 note: 1. all other combinations are reserved. 2. mux_select pins select between mux_in and eeprom to mux_out.
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 5 register description if the command byte is an eeprom address, the next byte sent will be programmed into that eeprom address on the following stop condition, if the wp is logic 0. if more than one byte is sent sequentially, the second byte will be written in the other-volat ile register, on the following stop condition. up to four bytes can be sent sequentially. if any more data bytes are sent after the second byte, the y will not be acknowledged and no bytes will be written to the non-volatile registers. after a byte is read from or written to the eeprom, th e part automatically points to the next non-volatile register. if the command code was ffh, the mux_in values are sent with the three msbs padded with zeroes as shown below. if the command codes was 00h, then the non-volatile register 1 is sent, and if the command code was 01h, then the non-volatile register 1 is sent. eeprom byte 0 register d7 d6 d5 d4 d3 d2 d1 d0 write x x eeprom 0 data f eeprom 0 data e eeprom 0 data d eeprom 0 data c eeprom 0 data b eeprom 0 data a read 0 0 eeprom 0 data f eeprom 0 data e eeprom 0 data d eeprom 0 data c eeprom 0 data b eeprom 0 data a default 0 0 0 0 0 0 0 0 eeprom byte 1 register d7 d6 d5 d4 d3 d2 d1 d0 write x x eeprom 1 data f eeprom 1 data e eeprom 1 data d eeprom 1 data c eeprom 1 data b eeprom 1 data a read 0 0 eeprom 1 data f eeprom 1 data e eeprom 1 data d eeprom 1 data c eeprom 1 data b eeprom 1 data a default 0 0 0 0 0 0 0 0 eeprom byte 2 register d7 d6 d5 d4 d3 d2 d1 d0 write x x eeprom 2 data f eeprom 2 data e eeprom 2 data d eeprom 2 data c eeprom 2 data b eeprom 2 data a read 0 0 eeprom 2 data f eeprom 2 data e eeprom 2 data d eeprom 2 data c eeprom 2 data b eeprom 2 data a default 0 0 0 0 0 0 0 0 eeprom byte 3 register d7 d6 d5 d4 d3 d2 d1 d0 write x x eeprom 3 data f eeprom 3 data e eeprom 3 data d eeprom 3 data c eeprom 3 data b eeprom 3 data a read 0 0 eeprom 3 data f eeprom 3 data e eeprom 3 data d eeprom 3 data c eeprom 3 data b eeprom 3 data a default 0 0 0 0 0 0 0 0 mux_in register d7 d6 d5 d4 d3 d2 d1 d0 read 0 0 mux_in data f mux_in data e mux_in data d mux_in data c mux_in data b mux_in data a if the command byte is a mux command byte, any additional data bytes sent after the mux command code will not be acknowledged. if the read/write bit in the address is a logic 1, then a read operation follows and the data sent out depends on the previously store d command code. the mux_select_1 pin can function as the over-ride pin as on the pca9559 if the non-volatile register 1 is left at all 0s. the non_muxed_out pin is a latched output. it is latched when mux_select_0 = 1. it is transparent when the mux_select_0 = 0. th e data sent out on the non_muxed_out output is the 6th most significant bit of the non-volatile register. whether this comes from the non-volatile register 0 or non-volatile register 1 depends on the command code or the external mux-select pins. after a valid i 2 c write operation to the eeprom, the part cannot be addressed via the i 2 c for 3.6 ms. if the part is addressed prior to this time, the part will not acknowledge its address. note: 1. to ensure data integrity, the non-volatile register must be internally write protected when v dd to the i 2 c-bus is powered down or v dd to the component is dropped below normal operating levels.
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 6 external control signals the write protect (wp) input is used to control the ability to write the content of the non-volatile registers. if the wp signa l is logic 0, the i 2 c-bus will be able to write the contents of the non-volatile registers. if the wp signal is logic 1, data will not be allowed to be w ritten into the non-volatile registers. in this case, the slave address and the command code will be acknowledged but the following data bytes will not be acknowledged and the eeprom is not updated. the factory default for the contents of the non-volatile register are all logic 0. these stored values can be read or written u sing the i 2 c-bus (described in the next section). the wp, mux_in*, and mux_select signals have internal pull-up resistors. see the dc and ac characteristics for hysteresis and s ignal spike suppression figures. function table 1 wp mux_select commands 0 x write to the non-volatile registers through i 2 c-bus allowed 1 x write to the non-volatile registers through i 2 c-bus not allowed x 0 mux_out from eeprom byte 03 (eeprom selected through i 2 c see table 2) x 1 mux_out from mux_in inputs note: 1. this table is valid when not overridden by i 2 c control register. power-on reset (por) when power is applied to v dd , an internal power-on reset holds the pca9561 in a reset state until v dd has reached v por . at that point, the reset condition is released and the pca9561 volatile registers and state machine will initialize to their default states. the mux_out pin values depend on the mux_select logic level: if mux_select = 0, the mux_out pin output values will equal the previously stored eeprom byte 0 values regardless of the last non-volative eeprom byte selected by the command byte prior to power down. if mux_select = 1, the mux_out output values will equal the mux_in pin input values as shown in the function table.
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 7 characteristics of the i 2 c-bus the i 2 c-bus is for 2-way, 2-line communication between different ics or modules. the two lines are a serial data line (sda) and a ser ial clock line (scl). both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device . data transfer may be initiated only when the bus is not busy. bit transfer one data bit is transferred during each clock pulse. the data on the sda line must remain stable during the high period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see figure 3). sda scl sw00363 data line stable; data valid change of data allowed figure 3. bit transfer start and stop conditions both data and clock lines remain high when the bus is not busy. a high-to-low transition of the data line, while the clock is h igh is defined as the start condition (s). a low-to-high transition of the data line while the clock is high is defined as the stop condition (p) (see figure 4). system configuration a device generating a message is a `transmitter', a device receiving is the `receiver'. the device initiates a transfer is the `master' and the devices which are controlled by the master are the `slaves' (see figure 5). sda scl sw00365 s p sda scl start condition stop condition figure 4. definition of start and stop conditions master transmitter/ receiver slave receiver slave transmitter/ receiver master transmitter master transmitter/ receiver sda scl sw00366 i 2 c multiplexer slave figure 5. system configuration
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 8 acknowledge the number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. eac h byte of eight bits is followed by one acknowledge bit. the acknowledge bit is a high level put on the bus by the transmitter whereas the master ge nerates an extra acknowledge related clock pulse. a slave receiver which is addressed must generate an acknowledge after the reception of each byte. also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. the device that acknowledges h as to pull down the sda line during the acknowledge clock pulse, so that the sda line is stable low during the high period of the acknowledge r elated clock pulse, set-up and hold times must be taken into account. a receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocke d out of the slave. in this event, the transmitter must leave the data line high to enable the master to generate a stop condition. data output by transmitter scl from master sw00368 data output by receiver 12 89 s start condition clock pulse for acknowledgement acknowledge not acknowledge figure 6. acknowledgement on the i 2 c-bus
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 9 bus transactions data is transmitted to the pca9561 registers using write byte transfers (see figures 7 and 8). data is read from the pca9561 re gisters using read and receive byte transfers (see figure 9). d5 d4 d3 d2 d1 x x 0 1 1 a1 a0 1 0 s0a a a r/w d0 slave address eeprom byte 0 data sw00956 0000000 0 p stop condition control register write on eeprom byte 0 acknowledge from slave acknowledge from slave acknowledge from slave start condition figure 7. write on 1 eeprom e assuming wp = 0 d4 d3 d2 d1 d0 d5 d4 d3 d2 d1 d0 x d5 0 1 1 a1 a0 1 0 s0a a x r/w p x sw00957 a slave address stop condition start condition 00000000 xa acknowledge from slave acknowledge from slave control register write on eeprom byte 0 eeprom byte 0 data eeprom byte 1 data figure 8. write on 2 eeproms e assuming wp = 0 sw00958 slave address no acknowledge from master 4 3 2 1 0 0 0 1 1 a1 a0 1 0 0 1 1 a1 a0 1 0 s0a a 0 r/w p s a slave address stop condition start condition 11111 11 1 0 na acknowledge from master control register read mux_in values data from mux_in acknowledge from master acknowledge from master 1 r/w restart figure 9. read mux_in register
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 10 absolute maximum ratings 1, 2 in accordance with the absolute maximum rating system (iec 134). voltages are referenced to gnd (ground = 0 v). symbol parameter conditions rating unit v dd dc supply voltage 0.5 to +4.0 v v i dc input voltage note 3 1.5 to +5.5 v v out dc output voltage note 3 0.5 to +5.5 v t stg storage temperature range 60 to +150 c notes: 1. stresses beyond those listed may cause permanent damage to the device. these are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under arecommended operating conditionso is not implied. exposur e to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. the performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create ju nction temperatures which are detrimental to reliability. the maximum junction temperature of this integrated circuit should not excee d 150 c. 3. the maximum input or output voltage is the lesser of 5.5 v or v dd + 4.0 v, except for very short (e.g., system start-up or shut-down) durations. recommended operating conditions symbol parameter conditions limits unit symbol parameter conditions min max unit v dd dc supply voltage e 3.0 3.6 v v il low-level input voltage scl, sda i ol = 3 ma 0.5 0.9 v v ih high-level input voltage scl, sda i ol = 3 ma 2.7 5.5 1 v v o low level out p ut voltage scl sda i ol = 3 ma e 0.4 v v ol low - le v el o u tp u t v oltage scl , sda i ol = 6 ma e 0.6 v v il low-level input voltage mux_in, mux_select_0 mux_select_1 e 0.5 0.8 v v ih high-level input voltage mux_in, mux_select_0 mux_select_1 e 2.0 5.5 1 v i ol low-level output current mux_out e e 8 ma i oh high-level output current mux_out e e 100 m a dt/dv input transition rise or fall time e 0 10 ns/v t amb operating temperature e 40 85 c notes: 1. the maximum input voltage is the lesser of 5.5 v or v dd + 4.0 v, except for very short (e.g., system start-up or shut-down) durations.
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 11 dc characteristics symbol parameter test condition limits unit symbol parameter test condition min. typ. max. unit supply v dd supply voltage 3 e 3.6 v i ddl supply current operating mode all inputs = 0 v e 0.6 1 ma i ddh supply current operating mode all inputs = v dd e e 600 m a v por power-on reset voltage no load; v i = v dd or gnd e 2.3 2.7 v input scl; input/output sda v il low-level input voltage 0.5 e 0.8 v v ih high-level input voltage 2 e 5.5 1 v i ol low-level output current v ol = 0.4 v 3 e e ma i ol low-level output current v ol = 0.6 v 6 e e ma i ih leakage current high v i = v dd 1 e 1 m a i il leakage current low v i = gnd 1 e 1 m a c i input capacitance e 3 6 pf wp and mux_select i ih leakage current high v i = v dd 1 e 1 m a i il input current low v dd = 3.6 v; v i = gnd 20 e 50 m a c i input capacitance e 2.5 5 pf mux a f i ih leakage current high v i = v dd 1 e 1 m a i il input current low v dd = 3.6 v; v i = gnd 20 e 50 m a c i input capacitance e 2.5 5 pf a0 and a1 inputs i ih leakage current high v i = v dd 1 e 1 m a i il input current low v dd = 3.6 v; v i = gnd 20 e 50 m a c i input capacitance e 2 4 pf mux_out v ol low-level output voltage i ol = 100 m a e e 0.4 v v ol low-level output voltage i ol = 4 ma e e 0.7 v i oh high-level output current v oh = v dd e e 100 m a note: 1. the maximum input voltage is the lesser of 5.5 v or v dd + 4.0 v, except for very short (e.g., system start-up or shut-down) durations. non-volatile storage specifications parameter specification memory cell data retention 10 years min number of memory cell write cycles 100,000 cycles min application note an250 i 2 c dip switch provides additional information on memory cell data retention and the minimum number of write cycles.
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 12 ac characteristics symbol parameter limits unit symbol parameter min. typ. max. unit mux_in ? mux_out t plh low-to-high transition time e 28 40 ns t phl high-to-low transition time e 8 15 ns select ? mux_out t plh low-to-high transition time e 30 43 ns t phl high-to-low transition time e 10 15 ns t r output rise time 1.0 e 3 ns/v t f output fall time 1.0 e 3 ns/v c l test load capacitance on outputs e e e pf symbol parameter standard-mode i 2 c-bus fast-mode i 2 c-bus unit min max min max f scl scl clock frequency 0 100 0 400 khz t buf bus free time between a stop and start condition 4.7 e 1.3 e m s t hd;sta hold time (repeated) start condition after this period, the first clock pulse is generated 4.0 e 0.6 e m s t low low period of the scl clock 4.7 e 1.3 e m s t high high period of the scl clock 4.0 e 0.6 e m s t su;sta set-up time for a repeated start condition 4.7 e 0.6 e m s t hd;dat data hold time 0 1 3.45 0 1 0.9 m s t su;dat data set-up time 250 e 100 e ns t r rise time of both sda and scl signals e 1000 20 + 0.1c b 2 300 ns t f fall time of both sda and scl signals e 300 20 + 0.1c b 2 300 ns t su;sto set-up time for stop condition 4.0 e 0.6 e m s c b capacitive load for each bus line e 400 e 400 pf t sp pulse width of spikes which must be suppressed by the input filter e 50 e 50 ns notes: 1. a device must internally provide a hold time of at least 300 ns for the sda signal (referred to the v ih(min) of the scl signal) in order to bridge the undefined region of the falling edge of scl. 2. c b = total capacitance of one bus line in pf. t sp t buf t hd;sta p p s t low t r t hd;dat t f t high t su;dat t su;sta sr t hd;sta t su;sto sda scl su00645 figure 10. definition of timing
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 13 mux input v m v m v m mux output v ol t phl t plz v ol + 0.3 v sw00500 v o figure 11. open drain output enable and disable times definitions r l = load resistor; 1 k w c l = load capacitance includes jig and probe capacitance; 10 pf r t = termination resistance should be equal to z out of pulse generators. pulse generator v in d.u.t. v out c l v cc r l test circuit for open drain outputs r t sw00510 v o figure 12. test circuit
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 14 so20: plastic small outline package; 20 leads; body width 7.5 mm sot163-1
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 15 tssop20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm sot360-1
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 16 revision history rev date description _3 20040517 product data (9397 750 13153). supersedes data of 2003 jun 27 (9397 750 11677). modifications: ? features section, 9 th bullet: from ainputso to ainputs/outputso ? absolute maximum ratings table: v dd , v in , and v out limits modified. note 3 re-written. ? recommended operating conditions v ih max. (on scl, sda) changed from 4.0 v to 5.5 v (with note 1 added). v ih max. (on mux_in, mux_select_0, mux_select_1) changed from 4.0 v to 5.5 v (with note 1 added). ? dc characteristics table input scl: input/output sda; v ih parameter max. limit modified, and note 1 added. mux a f: symbols i ih and i il : change the unit from `ma' to ` m a'. _2 20030627 product data (9397 750 11677); ecn 853-2348 29936 dated 19 may 2003. supersedes data of 2002 may 24 (9397 750 09888). _1 20020524 product data (9397 750 09888); ecn 853-2348 28311 of 24 may 2002.
philips semiconductors product data sheet pca9561 quad 6-bit multiplexed i 2 c eeprom dip switch 2004 may 17 17 purchase of philips i 2 c components conveys a license under the philips' i 2 c patent to use the components in the i 2 c system provided the system conforms to the i 2 c specifications defined by philips. this specification can be ordered using the code 9398 393 40011. definitions short-form specification e the data in a short-form specification is extracted from a full data sheet with the same type number and title. for detailed i nformation see the relevant data sheet or data handbook. limiting values definition e limiting values given are in accordance with the absolute maximum rating system (iec 60134). stress above one or more of the l imiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any o ther conditions above those given in the characteristics sections of the specification is not implied. exposure to limiting values for extended periods may affec t device reliability. application information e applications that are described herein for any of these products are for illustrative purposes only. philips semiconductors ma ke no representation or warranty that such applications will be suitable for the specified use without further testing or modificatio n. disclaimers life support e these products are not designed for use in life support appliances, devices, or systems where malfunction of these products ca n reasonably be expected to result in personal injury. philips semiconductors customers using or selling these products for use in such applica tions do so at their own risk and agree to fully indemnify philips semiconductors for any damages resulting from such application. right to make changes e philips semiconductors reserves the right to make changes in the productseincluding circuits, standard cells, and/or softwaree described or contained herein in order to improve design and/or performance. when the product is in full production (status `production') , relevant changes will be communicated via a customer product/process change notification (cpcn). philips semiconductors assumes no responsibility or liability for th e use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranti es that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. contact information for additional information please visit http://www.semiconductors.philips.com . fax: +31 40 27 24825 for sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com . ? koninklijke philips electronics n.v. 2004 all rights reserved. printed in u.s.a. date of release: 05-04 document order number: 9397 750 13153 philips semiconductors data sheet status [1] objective data sheet preliminary data sheet product data sheet product status [2] [3] development qualification production definitions this data sheet contains data from the objective specification for product development. philips semiconductors reserves the right to change the specification in any manner without notice. this data sheet contains data from the preliminary specification. supplementary data will be published at a later date. philips semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. this data sheet contains data from the product specification. philips semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. relevant changes will be communicated via a customer product/process change notification (cpcn). data sheet status [1] please consult the most recently issued data sheet before initiating or completing a design. [2] the product status of the device(s) described in this data sheet may have changed since this data sheet was published. the l atest information is available on the internet at url http://www.semiconductors.philips.com. [3] for data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. level i ii iii

▲Up To Search▲

Price & Availability of PCA9561PW

	To Download PCA9561PW Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .